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RF Operation of Hydrogen-Terminated Diamond
Field Effect Transistors: A Comparative Study
Stephen Russell, Salah Sharabi, Alexandre Tallaire, and David A. J. Moran
Abstract— Three sets of different gate-length field-effect
transistors (250, 120, and 50 nm) have been defined on homoepi-
taxial hydrogen-terminated diamond with the 50-nm device being
the smallest gate length diamond transistor fabricated to date.
DC- and small-signal RF measurements were undertaken to
compare the operation of these gate nodes. RF small-signal
equivalent circuits were generated to contrast individual com-
ponents and better understand the operation at various gate
dimensions. Scaling the gate length to smaller dimensions leads
to an increase in the cutoff frequency of these devices although
parasitic elements are found to dominate at the shortest gate
length of 50 nm, limiting the outstanding potential of these
devices.
Index Terms— Field-effect transistor (FET), homoepitaxial
diamond, hydrogen terminated, RF performance.
I. INTRODUCTION
D IAMOND possesses several intrinsic material propertiesthat would make it an ideal substrate for high-power
RF electronic devices. Its wide bandgap (5.47 eV), high
intrinsic breakdown field (predicted to be >10 MV/cm),
and high thermal conductivity (>20 W/cm · K) allow for
high-power operation with suitable means to distribute heat
away from devices [1]. High intrinsic electron and hole
mobility (3800 and 4500 cm2/V · s, respectively) also suggest
the potential for high-frequency operation [2]. Doping of
diamond has proved to be challenging however. Conventional
methods such as ion implantation and diffusion are yet to
yield a substitutional dopant capable of high levels of carrier
activation with reasonable mobility at room temperature.
An alternative method employing a quasi-2-D hole gas made
possible by hydrogen termination of the diamond surface has
been utilized by several groups over the last two decades to
produce p-type diamond field-effect transistors (FETs) [3]–[9].
The highest cutoff frequency yet achieved for this technology
of 53 GHz was recently demonstrated by Russell et al. [10]
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Fig. 1. Process flow of the device fabrication.
for a 50-nm gate length Lg hydrogen-terminated diamond
FET that utilizes this doping strategy.
Several adverse effects upon device performance have
previously been observed when scaling the Lg of H-terminated
diamond FETs to these short dimensions. These include
issues with access resistance becoming dominant, output
conductance being increased, and shifting of the threshold
voltage [10], [11]. This paper demonstrates and discusses the
effect of scaling to sub-300-nm dimensions by the comparison
of three gate nodes (250, 120, and 50 nm) and comparing
both the dc and RF performance of each.
II. EXPERIMENT
The FET devices in this paper were produced using a single
homoepitaxial diamond substrate supplied by Element Six Ltd.
The substrate was grown via chemical vapor deposition, was
(001)-oriented, and measured 4.7 × 4.7 mm. An initial surface
clean in boiling aqua regia followed by H2SO4/HNO3 was
performed to remove nondiamond carbon contaminants from
the substrate surface. Hydrogen termination was performed in
hydrogen plasma for 30 min at 580 °C.
An 80-nm-thick layer of Au was deposited on the substrate
for use as a sacrificial layer (SL) to protect the H-terminated
diamond surface during device fabrication and simultaneously
provide an ohmic contact between the H-terminated diamond
and Au due to the unpinned nature of the H-terminated
diamond surface and high Au work function. An electron beam
lithography process with three masks (including alignment
marker definition) as shown in Fig. 1 was employed to produce
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/
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Fig. 2. Optical microscope image of an isolated region in the RF device
structure.
Fig. 3. Optical microscope image of a finished RF FET (left) with an SEM
image of the FET gate region (right).
FETs suitable for RF characterization. Initially the Au SL was
deposited before the definition of electron beam alignment
markers and deposition around the Au SL on the edges of
the substrate.
Next, isolation regions around the edges of each RF device
were defined via electron beam lithography followed by
a selective wet etch with a KI/I2 solution. The Au-etched
regions were exposed to oxygen plasma to remove the
hydrogen termination and leave oxygen-terminated insulating
diamond around the device and measurement pads, electrically
isolating them. Current measured between isolated pads after
this procedure was below the noise floor of the measurement
system (100 pA). Fig. 2 shows an optical microscope image
of the FET plus pads after isolation.
Finally, the FET gates and their connecting measurement
pads were patterned simultaneously again via electron beam
lithography. This process whereby the Au SL is selectively
etched is a well-established procedure for fabrication of FETs
on the hydrogen-terminated diamond surface [12], [13]. The
same Au wet etch was used to undercut the resist profile
and define the source–drain gap and Au ohmic contacts
simultaneously, as shown in Fig. 1. An unfortunate side effect
of this process is an increased line-edge roughness of the
Au ohmic contact. This procedure is used, however, as it has
been suggested previously that the KI/I2 solution has a negli-
gible effect on the H-terminated diamond leaving the surface
conductivity unaffected [12], [13]. Al/Au (25 nm/25 nm) was
deposited for the gate metal on to the exposed surface to
form the 2 × 25 μm two-finger gate layout with Lg of 250,
120, and 50 nm, as shown in Fig. 3.
Fig. 4. SEM images of (a) 250-nm, (b) 120-nm, (c) 50-nm gates, and
(d) dual-gate overview with an etched source–drain gap visible.
In parallel with FET devices, RF calibration structures were
also fabricated. One structure was left with no active device
in the center as an open RF calibration test structure and
an extra layer of lithography was employed to deposit metal
over another to create a short structure for deembedding of
measurement pad contributions from the RF results.
Fig. 4 shows the SEM images of three different devices
showing the source–drain gap to be ∼1.65 μm (±0.2 μm) for
the 250- and 120-nm devices and ∼1 μm (±0.2 μm) for the
50-nm device (using an estimate of the ohmic contact edge due
to its rough nature). This suggests that when Lg is reduced
to 50 nm, the Au-etch solution may undercut the gate resist
profile at a slower rate.
III. RESULTS
The homoepitaxial diamond substrate utilized for these
devices showed <0.2-nm rms roughness as measured by
atomic force microscopy after hydrogen termination. A sheet
resistance of ∼11 k/sq and contact resistance of 5  · mm
were extracted from transmission-line-model (TLM) test
structures. A sheet carrier concentration of 1.0 × 1013/cm2
and a hole mobility of 69 cm2/V · s were found from Hall
measurement using van der Pauw test structures.
The dc characterization of the complete FETs was
undertaken with the output characteristics for each Lg shown
in Fig. 5. The gate voltage was not reduced below −2 Vgs
due to concerns over drain current degradation with repeat
measurement, as observed in [13] and [14]. Gate leakage
current measured in each case was below the noise floor of the
measurement system (100 pA) over the inspected bias range.
In the case of the 250-nm Lg device, the drain current
does not begin to saturate until Vds = −5 V indicating
a substantial RON. The saturation current is −240 mA/mm
for a Vgs of −2 V. The 120-nm device begins to saturate
at slightly lower Vds = −4 V with a saturation current
of −360 mA/mm at −2 Vgs, while perhaps surprisingly, the
50-nm device requires a more negative source–drain bias to
approach a saturated drain current at Vds = −9 V with
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Fig. 5. Output characteristics for (a) 250-nm, (b) 120-nm, and
(c) 50-nm Lg .
a saturation current of −300 mA/mm at −2 Vgs, although
from SEM inspection, these devices possessed a smaller
source–drain gap.
The transfer and transconductance characteristics for these
devices are shown in Fig. 6. Extracting linearly from the
transfer characteristics, the threshold voltage is +0.75 V for
Lg = 250 and 120 nm, while for Lg = 50, the device
the threshold voltage is clearly far more positive. Further
measurements indicated the device may still be turned OFF
at a Vgs of +4 V. Peak transconductance was found to be
92 mS/mm for Lg = 250 nm with a plateau occurring
between Vds = −7 and −10 V with Vgs = −1 and −2 V.
For the 120-nm device, a similar plateau occurs between
Vds = −7 and −10 V with Vgs = −0.5 and −1.5 V giving
Fig. 6. Transfer (blue) and transconductance (red) characteristics for (a)
250-nm, (b) 120-nm, and (c) 50-nm gate devices.
TABLE I
SUMMARY OF DC FIGURES OF MERIT
a peak transconductance value of 137 mS/mm. Finally for
the 50-nm device, once again there is a plateau between
Vds = −7 and −10 with Vgs = −0.5 and +1.5 V giving a
peak transconductance of 78 mS/mm.
These results are summarized in Table I, showing a
comparison of dc figures of merit for each Lg .
754 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 62, NO. 3, MARCH 2015
Fig. 7. RF figures of merit for (a) 250-nm (b) 120-nm, and (c) 50-nm Lg .
RF characterization was then performed on fresh devices of
the same range of gate lengths. S-parameter data was measured
between 1 and 20 GHz with a bias point of Vds = −8 V
chosen for each Lg and Vgs = −1 V for the 250- and 120-nm
Lg devices and −0.4 V for the 50-nm device to attempt to
match the peak transconductance during each measurement.
Fig. 7 shows deembedded values of fT and fMAX for each Lg
extracted from the graphical plots of gain versus frequency.
A two-step deembedding procedure using on-wafer
fabricated open and short structures was employed for these
TABLE II
EQUIVALENT CIRCUIT DATA
Fig. 8. Simplified equivalent circuit for the RF FET device.
TABLE III
EFFECT OF SCALING ON FET FIGURES OF MERIT
devices to represent the parallel and series elements of
the measurement pads, as described elsewhere [15] and as
demonstrated in [16]. In the case of the open structure, the
entire device under test is missing so as to extract the equiva-
lent circuit including extrinsic values, rather than deembed all
the way to the gate and give an unrealistic view of the device.
Table II summarizes a relevant equivalent circuit device
data extracted from each RF FET using the Agilent Advanced
Design System software, as displayed in Fig. 8.
To begin with a broad estimation of extrinsic parameters
could be made from test structure data, e.g., Rs and Rd from
TLM results. Then intrinsic parameters were extracted based
on the method presented in [17]. After model optimization,
the total error between modeled and measured S-parameters
was only 0.1% within the measured frequency range.
Table III summarizes the extracted RF figures of merit from
each of these devices.
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The extrinsic values from Table III are extracted linearly
from the plots in Fig. 7. Equations (1) and (2) are used to
determine the intrinsic fT and fMAX figures
f intT =
gm










The value of the intrinsic RF transconductance is given
by gm , Cg is the total intrinsic gate capacitance, i.e.,
Cgs + Cgd, v is the average carrier velocity beneath the
gate, Lg is the gate length, Rds is the output resistance,
Rg is the gate resistance, and Ri is the intrinsic channel
resistance, as shown in Fig. 8 [18]. The values extracted from
the equivalent circuit data were then utilized to determine the
intrinsic FET performance for each gate length.
IV. DISCUSSION
The significant RON observed from dc FET measurements
arises due to the ohmic contact consisting of Au deposited
directly on to the H-terminated diamond surface leading
to a significant contact resistance (5  · mm). The Au wet
etch cannot precisely control the source–drain spacing that
also leaves rough contact edges that although require further
optimization are comparable with other devices in this
technology [6], [7].
As expected, scaling of FET Lg leads to an improved
RF performance, as observed by the figures of merit extracted
from Fig. 7 and the values in Table III. Lg is not the only
variable involved however, as the significant access resistance
as well as output conductance in these devices limits the
extrinsic figures of merit. The equivalent circuit data reveals
more insight into the individual components and the effects of
scaling upon this technology. Intrinsic RF transconductance
follows the same trend as in the dc measurement, increasing
when scaling from 250–120 nm but then decreasing when
scaled to 50 nm, most likely due to short-channel effects
limiting the control the gate has over the channel.
Total gate capacitance scales as one would expect, reducing
with Lg although not scaling linearly with the reduced gate
dimensions. It should be stressed that the equivalent circuit
values have been extracted for the specified bias point, thus
the field profile, and hence charge distribution beneath the gate
will vary slightly for each gate length. Due to the varying gate
dimensions, there may also be a different ratio of oxidized
to nonoxidized Al at the periphery of each gate that may
alter the effective gate length accordingly. With the 50-nm
device, the total gate capacitance has reduced to the point that
despite the reduced intrinsic transconductance, the ratio of the
two is still large enough to yield increased intrinsic fT and
fMAX values compared with larger gate lengths.
Access resistance as well as output conductance will have a
large impact on extrinsic performance, and is the reason why
the 50-nm Lg device sees the extrinsic fT to reach only 59% of
its intrinsic value [10]. The large access resistance associated
with all these devices clearly has less effect at the larger Lg .
Rds also effects the extrinsic performance; as Lg is reduced,
Fig. 9. Comparison of RF figures of merit with scaled Lg .
so is its value due to the onset of short channel effects. The
gate resistance Rg , has a substantial impact on both the intrin-
sic and extrinsic values of fMAX, as the gates used here are not
of a T-gate design. A slightly anomalous result may be seen in
the 120-nm device, where the gate resistance is significantly
larger than the 50-nm device. Following inspection of the
devices by scanning electron microscopy, this is suspected
to be due to the top Au layer peeling off the Al/Au gate-
stack on a number of these devices. This may be addressed in
future devices using a thicker gate metallization. Although this
may give a slightly lower fMAX value than one would expect,
the entirety of the gate is intact and contacting the channel
(as evidenced by the total gate capacitance value and the fact
the transistor fully turns OFF), and hence does not significantly
affect the value of fT .
A clear picture of the impact of scaling upon this technology
can be observed in Fig. 9, which summarizes the effects of
scaling on the RF figures of merit, showing the increased
impact of access resistance and output conductance down to
the reduced Lg of 50 nm. The observed increase in output
conductance with the reduced gate length may be attributed to
short channel effects and hence be intrinsic to the H-diamond
FET structure. Therefore, if continued improvement in the
RF performance of this technology is to be achieved, then
new techniques to reduce the access resistance in these devices
should be prioritized.
Research has already begun to address these issues as well
as attempting to improve the reliability of diamond FETs
with [19] showing the ability to almost fully preserve the
Surface Transfer Doping (STD) affect by the use of NO2 and
Al2O3, and more recently work [20] showing the ability to not
only preserve but also enhance the STD process using MoO3
as an alternative electron acceptor material. It will be important
in the future to incorporate these new materials into a more
standard and repeatable fabrication procedure less volatile to
processing, negating the need for an Au SL and etch, which
leaves the rough ohmic contacts as visible in Fig. 4.
V. CONCLUSION
Several different Lg hydrogen-terminated diamond FETs
have been reported on the same homoepitaxial diamond
substrate. RF diamond FETs with sub-300-nm gate lengths
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have been discussed to see the limitations imposed from
parasitic contributions and analysis of these through equivalent
circuit extraction. The 120-nm Lg device with fT = 45 GHz
is the highest value achieved at this gate dimension on a
single crystal diamond substrate, while the 53-GHz value for
the 50-nm device is the highest fT reported for any diamond
based transistor to date. This demonstrates that homoepitaxial
material is a viable option for diamond FETs.
Despite the improvements in the frequency performance of
diamond RF FETs brought about by the reduction of Lg ,
it is clear there is a need for improvements to the FET
fabrication process before any further improvement can be
made in this regard. This is due to the access resistance and
output conductance becoming dominant at the 50-nm node.
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